This project re-implements a baseline SystemVerilog Mandelbrot renderer in Chisel and Spade, targeting the Digilent Nexys Video FPGA, and compares the approaches on resource usage, timing, and code size. The work includes an SDL/Verilator preview path and a full DVI/TMDS pipeline on hardware.