Technion
Technion
  • People
    • Academic staff
    • Lab staff
    • Supervisors
    • Assistants
  • Research
    • Tera Santa Consortium
    • Wisdom stone research project
    • Peta Cloud
    • Publications
  • Collaborations
  • Projects
    • Projects Archive
    • New Projects Proposals
  • Experiments
    • SOPC
    • Signal Integrity issues in High-Speed Digital Printed Circuits
    • Jitter
  • Students Info
  • Events
    • All Events
  • Contact Us

Project tag: fifo

  • Dual port FIFO design for Zynq-7000

    Designing and implementing Dual Port FIFO on FPGA, designing a tester module and comparing to a commercial Xilinx FIFO using the tester module.
    Tags: fifo | fpga | zedboard
  • General purpose FIFO

    Implementation of configurable General Purpose FIFO and IP core generator for the GP FIFO.
    Tags: fifo | ml605 | xilinx
  • Accessibility Statement
Diglab - High Speed Digital Systems Lab. | Powered byFatfish