Project tag: virtex 5

The project goal is designing high speed decompression core and assemble its periphery units using VHDL language so it could be properly implemented on an FPGA.