Skip to content Skip to navigation
  • Accessibility Statement
Technion
Technion
  • People
    • Academic staff
    • Lab staff
    • Supervisors
    • Assistants
  • Research
    • Tera Santa Consortium
    • Wisdom stone research project
    • Peta Cloud
    • Publications
  • Collaborations
  • Projects
    • Projects Archive
    • New Projects Proposals
  • Experiments
    • SOPC
    • Signal Integrity issues in High-Speed Digital Printed Circuits
    • Jitter
  • Students Info
  • Events
    • All Events
  • Contact Us

Project tag: system verilog

  • DMA controller Implementation For Zynq-7000

    DMA is very wildly used method for the transfer of Data. This project aims to develop an implementation of this method using System Verilog language.
    Tags: dma | system verilog
  • Accessibility Statement
Diglab - High Speed Digital Systems Lab. | Powered byFatfish