Technion
Technion
  • People
    • Academic staff
    • Lab staff
    • Supervisors
    • Assistants
  • Research
    • Tera Santa Consortium
    • Wisdom stone research project
    • Peta Cloud
    • Publications
  • Collaborations
  • Projects
    • Projects Archive
    • New Projects Proposals
  • Experiments
    • SOPC
    • Signal Integrity issues in High-Speed Digital Printed Circuits
    • Jitter
  • Students Info
  • Events
    • All Events
  • Contact Us

Project tag: LZRW3

  • LZRW3 Data Compression Core

    Implementation of LZRW3 data compression algorithm.
    Tags: compress | compression | LZRW3 | planahead | uart | xilinx | xup5
  • LZRW3 Data De-Compression Core

    The project goal is designing high speed decompression core and assemble its periphery units using VHDL language so it could be properly implemented on an FPGA.
    Tags: compression | GUI | ise | LZRW3 | virtex 5 | xilinx | xup5
  • Accessibility Statement
Diglab - High Speed Digital Systems Lab. | Powered byFatfish