Technion
Technion
  • People
    • Academic staff
    • Lab staff
    • Supervisors
    • Assistants
  • Research
    • Tera Santa Consortium
    • Wisdom stone research project
    • Peta Cloud
    • Publications
  • Collaborations
  • Projects
    • Projects Archive
    • New Projects Proposals
  • Experiments
    • SOPC
    • Signal Integrity issues in High-Speed Digital Printed Circuits
    • Jitter
  • Students Info
  • Events
    • All Events
  • Contact Us

Project tag: DDR3

  • Spin – Torque Transfer MRAM controller for RISC-V

    STT-MRAM is a new emerging memory technology. Based on a JEDEC-DDR3 compatible MRAM device, this project studied an evaluated the performance and possible usages of the technology in modern day systems.
    Tags: DDR3 | MRAM | RICK-V | risc V
  • Accessibility Statement
Diglab - High Speed Digital Systems Lab. | Powered byFatfish