Project tag: vga

  • USB host for web camera connection

    The project is 2-semestrial and includes working with Altera DE-2 and DE-3 educational boards, USB analyzer and USB webcam. In the first part of the project we built and configured the system which runs on Altera DE2 board and operates USB interface with generic webcam. We implemented USB host interface which enables to detect, configure the video cam and get isochronous video stream. The video stream is then decoded and...
    Tags: | | | | | |

  • Modular Decompression System

    The project compresses, using Run-length algorithm (sequences in which the same data value occurs in many consecutive data elements is stored as a single data value and count, rather than as the original run), image using MATLAB and transmits it, as a wrapped message, through UART protocol, to the DE2 board. The FPGA encodes the wrapped message, validate CRC and correct message length and stores the data into SDRAM. The...
    Tags: | | | |

  • Symbol Generator

    The Symbol Generator includes a software symbol generator (using Matlab) with a HW extractor (FPGA) using VHDL. Using a set of known symbols (such as letters, digits, icons, etc), all having in common the same dimensions, and are generated on the screen. The goal is to save time, resources and bandwidth. Therefore, the SW transfers to the HW only the change of the wanted frame from the current one, using...
    Tags: | | | |

  • Picture Manipulation in Hardware

    The project implements an image processing algorithms with VHDL. The system burn on FPGA board, and supports: Full panoramic rotation: -360 to 360 degrees Zoom function- x1 to x16 Crop-Image function Minimum image distortion. Inputs - angle, zoom factor, crop coordinates, 512x512 BMP 8bit greyscale image. Output - processed 600x800 BMP 8bit greyscale image. Protocols - UART-software to hardware, WISHBONE-hardware to hardware. 
    Tags: | | | |

  • Video manipulator (based on Zed Board)

    The ZED-board has an RGB output port. This port must be driven from logic in the reconfigurable logic portion of the FPGA. Aims is, to create a frame-buffer in memory, to be filled with data by a program running on an ARM, read its content via AIX DMA (Direct Memory Access) and send it to the logic to be created in VHDL for display on a RGB display.
    Tags: | | | | | |