Technion
Technion
  • People
    • Academic staff
    • Lab staff
    • Supervisors
    • Assistants
  • Research
    • Tera Santa Consortium
    • Wisdom stone research project
    • Peta Cloud
    • Publications
  • Collaborations
  • Projects
    • Projects Archive
    • New Projects Proposals
  • Experiments
    • SOPC
    • Signal Integrity issues in High-Speed Digital Printed Circuits
    • Jitter
  • Students Info
  • Events
    • All Events
  • Contact Us

Project tag: stratix

  • Sub-Nyquist Sampling – A/D module

    The project’s goal is to integrate a sub-system that would convert the incoming analog samples to digital signals. Then they will be processed and reconstructed in the sub-Nyquist Sampling system.
    Tags: a/d | altera | Gidel | lvds | Nyquist | stratix | stratix III | Sub-Nyquist | xampling
  • Sub Nyquist Sampling – System Architecture

    The goal of this project is to design a digital architecture for the Sub Nyquist algorithm implementation according to given spec and also to implement debug environment for each of its components so they could be integrated to the total architecture system
    Tags: altera | Gidel | Nyquist | stratix | stratixIII | Sub-Nyquist
  • Accessibility Statement
Diglab - High Speed Digital Systems Lab. | Powered byFatfish