This work implements two different cache modules SRAM and MRAM, which behaves as second cache level. The goal of this project is to compare performance between the two modules.
Project tag: sram
-
-
In our project, we will design the implementation for the CEDAR algorithm over Hardware Description Language, and using functional simulations, we will demonstrate how the CEDAR algorithm can achieve low relative errors while keeping a small number of bits per counter.