Technion
Technion
  • People
    • Academic staff
    • Lab staff
    • Supervisors
    • Assistants
  • Research
    • Tera Santa Consortium
    • Wisdom stone research project
    • Peta Cloud
    • Publications
  • Collaborations
  • Projects
    • Projects Archive
    • New Projects Proposals
  • Experiments
    • SOPC
    • Signal Integrity issues in High-Speed Digital Printed Circuits
    • Jitter
  • Students Info
  • Events
    • All Events
  • Contact Us

Project tag: soc

  • Implementation of a generic neural network on Zynq

    The project's goal is to implement an SOC architecture that could compute a wide variety of Deep Learning algorithms using Convolutional Neural Networks in a fast, dynamic and configurable way.
    Tags: network | neural | soc | xilinx | zeadbroad
  • Accessibility Statement
Diglab - High Speed Digital Systems Lab. | Powered byFatfish