The goal of the project is to build a multicore system based on the OpenRISC architecture, and implement it on Xilinx XUPV5 (aka ML509) board.
Project tag: risk
-
-
Implementing Pipelined MIPS processor using Bluespec System Verilog, and run it on FPGA.