Technion
Technion
  • People
    • Academic staff
    • Lab staff
    • Supervisors
    • Assistants
  • Research
    • Tera Santa Consortium
    • Wisdom stone research project
    • Peta Cloud
    • Publications
  • Collaborations
  • Projects
    • Projects Archive
    • New Projects Proposals
  • Experiments
    • SOPC
    • Signal Integrity issues in High-Speed Digital Printed Circuits
    • Jitter
  • Students Info
  • Events
    • All Events
  • Contact Us

Project tag: open risc

  • Out of order Open Risc

    Implementation of Out-of-Order execution engine on the base of OpenRISC architecture.
    Tags: cpu | open cores | open risc | xilinx | xup5
  • Accessibility Statement
Diglab - High Speed Digital Systems Lab. | Powered byFatfish