Skip to content Skip to navigation
  • Accessibility Statement
Technion
Technion
  • People
    • Academic staff
    • Lab staff
    • Supervisors
    • Assistants
  • Research
    • Tera Santa Consortium
    • Wisdom stone research project
    • Peta Cloud
    • Publications
  • Collaborations
  • Projects
    • Projects Archive
    • New Projects Proposals
  • Experiments
    • SOPC
    • Signal Integrity issues in High-Speed Digital Printed Circuits
    • Jitter
  • Students Info
  • Events
    • All Events
  • Contact Us

Project tag: lvds

  • Data Acquisition and Preprocessing for Medical Ultrasound

    In this project, we emulate ultrasound data in the FPGA and send it through a loopback to the FPGA, we preprocess the data by interpolation filtering, delaying and packing to produce a low focused single beam of 128 bit. The beam data is then transferred to a host system for further processing via DMA on a PCI-express bus.
    Tags: lvds | netfpga | pcie | ultrasound | xilinx
  • Sub-Nyquist Sampling – A/D module

    The project’s goal is to integrate a sub-system that would convert the incoming analog samples to digital signals. Then they will be processed and reconstructed in the sub-Nyquist Sampling system.
    Tags: a/d | altera | Gidel | lvds | Nyquist | stratix | stratix III | Sub-Nyquist | xampling
  • Accessibility Statement
Diglab - High Speed Digital Systems Lab. | Powered byFatfish