Technion
Technion
  • People
    • Academic staff
    • Lab staff
    • Supervisors
    • Assistants
  • Research
    • Tera Santa Consortium
    • Wisdom stone research project
    • Peta Cloud
    • Publications
  • Collaborations
  • Projects
    • Projects Archive
    • New Projects Proposals
  • Experiments
    • SOPC
    • Signal Integrity issues in High-Speed Digital Printed Circuits
    • Jitter
  • Students Info
  • Events
    • All Events
  • Contact Us

Project tag: jitter

  • Arbitrary jitter generator

    Design a system that generates Arbitrary jitter using a device that delays signals and a controller that changes the delay that the device does to the signal.
    Tags: jitter
  • Synthetic Jitter Generator

    Jitter is a significant phenomena at high speed communication lines which strongly affects signal integrity. Therefore it is important to be able to artificially create different types of jitter in order to explore its implications and use it for educational purposes.
    Tags: jitter
  • Developing analyzing technics to fast data channel

    Compare the results of physical test using J-Bert and trace PCB Board to simulation the same tests using Cadence Sigrity simulation software.
    Tags: jbert | jitter | pcb | si | sigrity
  • Fast clock source

    Designing fast clock source with deterministic jitter for high speed phenomena experiment.
    Tags: clock | fast clock | jitter | pcb
  • Accessibility Statement
Diglab - High Speed Digital Systems Lab. | Powered byFatfish