The goal of the project is to implement a sequencer - multi-channel digital pattern generator. The sequencer would be able to be clocked/triggered/reset and perform averaging and loops. The development would be using the VHDL and Virtex-7 evaluation board.