Technion
Technion
  • People
    • Academic staff
    • Lab staff
    • Supervisors
    • Assistants
  • Research
    • Tera Santa Consortium
    • Wisdom stone research project
    • Peta Cloud
    • Publications
  • Collaborations
  • Projects
    • Projects Archive
    • New Projects Proposals
  • Experiments
    • SOPC
    • Signal Integrity issues in High-Speed Digital Printed Circuits
    • Jitter
  • Students Info
  • Events
    • All Events
  • Contact Us

Project tag: axi master

  • AXI4 MASTER controller for Zynq-7000

    Implementation of axi4 master according to axi4 protocol and integration with axi4 slave(from Xilinx) into Zedboard to verify them.
    Tags: axi | axi master | xilinx
  • Accessibility Statement
Diglab - High Speed Digital Systems Lab. | Powered byFatfish