The project is part of the Sub-Nyquist projects group. This project consists of two parts: a) A suggestion for an optimized implementation of the original system - compressing the system onto 2 FPGAs instead of 3 b) A VHDL & MATLAB simulation of the whole system
