Implementation of a bit-accurate VHDL simulation for the Algorithmic part of the 5GHz communication system
Analog Front-End (AFE) module in VHDL. The AFE processes 2 high-speed data signals (50Gbps per signal) and corrects several ADC-related issues such as: DC bias, Gain error, IQ-imbalance.