



Background

- Vector calculations have become more and more essential, especially in fields of machine learning. Execution of those calculations can be done using Vector-Instructions, which can be found in the vector extension ISA of RISC-V.
- Nowadays, the majority of VPUs are attached to pipeline microarchitecture. That integration is complicated, so in many cases, for simplicity, the pipeline is replaced with a single-cycle microarchitecture. In order to build a machine or accelerator that executes mostly vector instructions, we present a new approach, the attachment of a VPU to a RISC-V Multi-Cycle microarchitecture core.



RISC-V Multi-Cycle Core

Vector Accelerator

Oded Eini – <u>odedeini@gmail.com</u> | Lionn Bruckstein <u>lbbt.15@gmail.com</u> **Instructor: Professor Ran Ginosar**

Project Scope Explore "Vector Extension" in the environment of a RISC-V

Multi-Cycle core.

RISC-V Vector Processor From A to Z: Design, Implement, Validate, and Evaluate.



Results



Hardware Complexity		
Power	21 [mW]	
Time Per Program	325 [µs]	
Energy Per Program	6,825 [nJ]	
Figure of Merit ^[1]		88.8

 I^2C



This project confirms that the RISC-V Multi-Cycle microarchitecture is a proper host for vector processing. We found the combination of two fruitful and turned the non-efficient Multi-Cycle the microarchitecture into an efficient vector processing machine, our **RISC-V Vector Processor. For the cost of hardware complexity, we** gained substantial improvement in both execution time and energy consumption. We also developed a performance measurement system that enabled us to measure the execution time and power consumption of our design. Our system can be adopted by every project that will make use of the NetFPGA-SUME development board.



High Speed Digital System Laboratory

Conclusions