The goal of this project was first to design a vector accelerator for MIPS architecture that will perform dot product over two vectors of variable size, and to allow co-existing the two processors together. Later, the accelerator was tested and simulated for time, area and power consumption.
