The goal of this project is to design a digital architecture for the Sub Nyquist algorithm implementation according to given spec and also to implement debug environment for each of its components so they could be integrated to the total architecture system
Architecture of the system composed of three FPGAs for Expander,CTF & DSP blocks. Each block must be debugged and verified before integration