LZRW3 Data Compression Core

Implementation of LZRW3 data compression algorithm.

Hardware implementation of the LZRW3 lossless data compression algorithm on a FPGA device, the core is to withstand data insertion rate of 1Gbps. The project includes a verification environment with a specially designed GUI which verifies the core’s output against the algorithm’s Golden Model.